In this paper, we present an integrated approach to floorplanning and bus planning, i.e., bus-driven floorplanning (BDF) We are given a set of circuit blocks and the bus specifications (i.e., the net list of blocks for the buses). A feasible BDF solution is a placement of all circuit blocks such that each bus can be realized as a rectangular strip (horizontal or vertical) going through all the blocks connected by the bus. The objective is to determine a feasible BDF solution that minimizes floorplan area and total bus area. Our approach is based upon the sequence-pair floorplan representation. After a careful analysis of the relationship between bus ordering and block ordering in the floorplan represented by a sequence pair, we derive feasibility conditions on sequence pairs that give feasible BDF solutions. Experimental results demonsuate the efficiency and effectiveness of our algorithm.
Introduction
As the deep submicron technology advances, chips become more congested even though more metal layers are used forrouting. Usually a chip includes several buses. As design increases in complexity, bus routing becomes a heavy task, especially for networking chips or data processors. Since buses have different widths and go through several module blocks, the positions of macro blocks greatly affect bus planning. To ease bus routing and avoid UMeCessary iterations in physical design, we need to consider bus planning in early floorplanning stage.
In this paper, we address the problem of bus-driven floorplanning (BDF). We use top two layers for bus planning, and buses go either horizontally or vertically on one layer in floorplanning stage. The simple bus structure is good and efficient at planning stage. and would facilitate bus routing in later stages. Furthermore, more complicated bus structure can always be decomposed into several segments of horizontaVvertical buses.
Informally. the problem can be described as follows. Given a set of rectangular macro blocks and the bus specifications (i.e., the net list of blocks for the buses), find a placement of all circuit blocks such that each bus can be realized as a rectangular smp (horizontal or vertical) going through all the blocks connected by the bus. AI the same time, the chip area as well as the total bus area is minimized. Permission to make digital or hard copics of all or pan of this work for personal or classroom use is granted without fee providcd that copies arc not made or distributed for profit or commercial advantagc and that copies bear this notice and the full citation on the first pagc. TO In some previous works, researchers have discussed some particular lands of floorplan constraints related to alignment. However, these kinds of alignment constraints are not suitable for bus-dnven floorplanning. The paper [8] handles a kind of alignment in which modules involved in an alignment are required to be aligned by left (righthottomhpper) side. But this is not necessary in BDF prohlems. For example, the bottom sides of blocks B. E , H are not aligned, but bus Y still fits in the floorplan in Figure 1 (a) . Tang et al.
[7] proposed another alignment constraint in which several blocks are aligned in a IOW, abutting with each other. But blocks involved in one bus do not need to be placed adjacent to each other. In Figure  I (a), A and C are not adjacent while bus U is assigned. The The rest of the paper is organized as follows. Section 2 provides background information on the sequence pair representation. The formal definition of BDF problem is givcn in section 3. In section 4. we analyze the relationship between bus ordering and sequence pair representation. Then a fast evaluation algorithm is proposed to transform a sequence pair to a BDF solution in section 5. In section 6, a simulated annealing BDF algorithm is presented. Finally, we address how to handle soft blocks to improve solution quality in section 7. Experimental results are given in section 8, and section 9 concludes the paper.
Preliminary
A sequence pair is a pair of sequences of n elements representing a list of n blocks. In general, a sequence pair imposes the relationship between any two blocks a and b as follows. heights. Furthermore, all the computations of blocks' xiy coordinates can be integrated into a single longest common subsequence camputation for a sequence pair.
Problem Formulation
Suppose the routing region has multiple layers and buses can be assigned on the top two layers. So the orientation of buses is either horizontal or vertical. The problem of bus-driven floorplanning (BDF) can be defined as follows. 
Bus Ordering via Sequence Pair
Sequence pair always entails a packing if no constraints are given. However, when constraints are introduced, there may not exist corresponding packing for same sequence pairs.
In this section, we discuss the relationship between bus ordering and sequence pair representation. First, a necessary condition is derived when only one bus is considered. Then we discuss the relative position of any two horizontal (vertical) buses imposed by a sequence pair. Based on the analysis of two bus ordering, we set up a bus ordering constraint graph and propose an algorithm to remove infeasible buses.
A Necessary Condition for One Bus
Since blocks cannot overlap in a BDF solution, blocks have at most one-dimension overlap, i.e., ifthe projections onx-axis oftwo blocks have overlap, their projections on y-axis cannot overlap; on the other hand, if the projections on y-axis of two blocks have overlap, their projections on x-axis cannot overlap. However, in order to fit in a bus { b l , .... bk}, the projections .. 
Bus Ordering between Two Buses
The relative position of blocks is determined by a sequence pair.
Since buses go through blocks, the ordering of buses is also influenced by the sequence pair. 
Multiple Bus Ordering
In a BDF solution, it is impossible that the ordering of several buses forms a cycle. For example, bus U is above bus v, bus vis above bus w, while bus w is above bus U. This kind ofrelationship cannot exist in a feasible solution.
In the above section, we have discussed bus ordering imposed by the given sequencc pair. To express the relative positions among buses, we construct bus ordering constraint graphs for horizontal buscs and vertical buses respectively. The construction rules for a horizontal bus ordering constraint graph are listed as follows. The graph for vertical buses can be derived similarly.
Each bus is represented by a node.
If one bus U is above another bus v (Case I or 2) , add one edge ( u ,~) .
Ifone block related to bus U is above a block related to bus v, while another block related to U is below a block related to v (Case 3). add two edges ( q v ) and (v,u).
If two buses have no bus ordering constraint (Case 4), no edge is added.
The horizontal bus ordering constraint graph serves in two ways: If a bus ordering constraint graph contains cycles, there must he some buses that can not be assigned. Since our target is to assign as many buses as possible, the problem becomes how to remove minimum number of buses so that the graph is acyclic. However this problem is a NP-complete problem. For conveniencc, if some nodes are removed from the graph G = (V, E ) , then edges connecting tolfrom these nodes are also removed, and the result graph is called residual graph. Also all nodes are indexed, and node U < v means the index of U is less than that of U. Since NDP is NP-complete, we derive a heuristic method to remove nodes from a graph so that the residual graph is acyclic. The method is based on the following lemma.
Lemma 3. Given a directedgraph. iffor each node. its in-degree and out-degree are both non-zem. then each node must be incident on a cycle in the graph.
The proof is easy and we omit it in the paper. The following i s the algorithm.
Algorithm Node-Deleting ( V , E ) 1.
2.

3.
4.
5.
6.
7. For each iteration, the size of V is reduced by one. If we can find a node whose in-degree or out-degree is 0, then this node is treated as a good node. Otherwise, we select the node v with max degree (in-degree + out-degrec) and insert it to the Remove-Set, i.e., Y should be discarded in order to break cycles. This algorithm guarantees that if the graph is acyclic, Remove-Set is empty. The running time is O ( l~l~) . Figure 7 shows an example. Suppose there are 9 buses and the constraint graph G is Figure I (a) .We first remove nodes whose indegree or out-degree is zero. a, d and e are removed from G as Figure 7 (b) . Then for the rest of the nodcs, they must be incident on a cycle, and we have to delete nodes in order to break cycles.
Since c has the maximum degree, c is deleted and make b and g free. The result is illustrated as Figure 7 
Evaluation Algorithm
The evaluation algorithm is to transform a sequence pair representation to a BDF solution. However, for some sequence pairs, it is impossible to fit in all of the buses. For example, ifa sequence pair violates block ordering for a bus, then some buses can not be assigned. Therefore, the target of the evaluation algorithm is to find a Raolplan which assigns as many buses as possible. The algorithm is summarized as follows. Suppose there are n blocks and m buses.
Algorithm EvaluationBDF(Seq, Bus) 1. FeasibleBus.Checking.0rientation 2. Bus-Ordering 3. Modified.LCSComputation
In the following, we explain the above three procedures one by one.
Feasible~Bus.Checking.Orientation
According to Theorem I , if the blocks of a bus violate block ordering in the given sequence pair, the bus cannot be assigned. Therefore, the first step is to identify these buses and remove them from the bus set. For each bus, one scan of the sequence pair is enough to make the judgment. At the same time, if blocks related to a bus appear in the same order in both sequences, the bus is a horizontal bus, otherwise, the bus is a vertical one. This step takes O(mn) time.
Bus-Ordering Due to the bus ordering imposed by the given sequence pair, some buses can not be assigned at the same time as discussed in section 4. We apply NodeDeleting algorithm to further remove some buses. Meanwhile, since the constraint graph is acyclic, we sort the horizontal buses from bottom to top (from left to right for vertical buses) according to the below-above (left-right) relationship. This bus order will be used in the next step. This step takes o(m2) time.
ModifiedLCS-Computation
The algorithm is based on the engine of computing longest common subsequence (LCS) presented in [6]. LCS computation calculatesx coordinates and y coordinates separately. And it always pack blocks from bottom to top (from left to right). In this section, we only discuss the calculation ofy coordinates of blocks with the assignment of horizontal buses. The calculation of x coordinates of blocks and vertical buses can be derived similarly.
For any given horizontal bus < H,t,{bl, ..., b k } >, they COOT- dinates of the k blocks are first calculated with LCS computation.
Then these k blocks are aligned so that the bus can be inserted.
Suppose the height of bi is hi and the y-coordinate of the lower-left comer of bi is y,. The basic alignment can be performed as follows. However, the alignment adjustment for different buses may affect each other. For example, in Figure 8 , the given sequence pair is ( E D A F B C G , A D E B C F C ) , and two buses U = { A , B , C ) and Y = {E, E , C) are to be inserted. Suppose bus U is first assigned as Figure 8 (a). When we want to place bus v, block E has to move up, which causes blocks A and D to move up too. Furthermore, due to the change of block A , bus U has to be reassigned. Since LCS computation packs blocks from the bottom up, it is important to process buses in the same way. Each time, the lowest bus is selected and assigned so that the bus would not be affected by later processing of other buses. By calling Bus-Ordering procedure, a sorted bus list can be obtained.
At the same time, when multiple horizontal buses are considered, we also need to avoid overlaps between horizontal buses. Therefore, the above basic alignment is not enough.
For example, in Figure 9 , two horizontal buses U = {C,D} and Y = { E , € } are to be assigned. First, bus U is assigned withy, as the y-coordinate of its bottom edge. However, according to the basic alignment calculation, the y-coordinate of bus v's bottom edge is also yu. Then bus U and v are overlapped as Figure 9 (a). This is not allowed in a BDF solution. We call this situation Bus-Overlap.
' L . ' t . Case A S, n S, # $. Two buses share at least one block. S. n S, = 9, and in the subsequence pair (XI, Y'), all blocks in S. appear ahead of (behind) blocks in S,. Figure IO (Case C) shows an example. In this case, the two buses do not have overlap along x-axis. Therefore, the y-coordinates of the two buses can be decided independently, i.e., Bus.Overlnp cannot happen.
Based on the above discussion, we can conclude that only Case A and B can lead to Bus.OverIop. Therefore, in the basic alignment calculation, we also necd to check Case A and B so that no overlaps between two buses are introduced. This kind of checking can be incorporated in Bus-Ordering procedure, and keep the results in a table. If Case A or B is detected, the current bus has to move up until there is no overlap with the buses below.
In summary, after we get the bus list from Bus-Ordering procedure, we apply LCS computation m times (suppose there are m buses in the bus list), In one iteration, after the positions of blocks related to bus U are calculated by LCS, we check if bus U has Case A or B with buses below U and do the move up alignment accordingly. Once the position of a bus is calculated, the bus is not changed any more. Therefore, each iteration fixes one bus. The running time of LCS is O(nlog1ogn) [6] where n is the number of blocks. So ModifiedLCS.Computation is bounded by O(mnloglogn+ m').
Case C
BDF Algorithm
Most floorplan algorithms based on sequence pair representation use simulated annealing (SA). In this paper, we also use SA to search an optimal or near optimal solution to a BDF problem.
Perturbation (Move)
We use the following operations to generate a neighbor sequence pair in simulated annealing.
Swap is to swap two blocks in either the first sequence or the second sequence. Swap can be done in constant time.
Rotation is to rotate a block (e.g. exchange the width and height of a block). Rotation does not cause any changes to the sequence pair. This operation can be done in constant time.
Cost Function
The target of BDF problem is to minimize the chip area and the total bus area. At the same time, we hope to insert all of the buses. Therefore, we define the cost function as follows.
where C is the chip area, B is the bus area and M is the number of unassigned buses, a, p and y are coefficients and defined by users.
By applying Evaluation.BDF Algorithm, the positions ofblocks and buses are all calculated. Therefore, it is easy to get the value of C, B and M .
Soft Block Adjustment
For floorplan, the shapes of some blocks may not be fixed. For example, for some blocks, their areas are fixed, but their widthiheight ratio can be changed in some range. In order to control iterations, simulated annealing is adopted again. The perturbation operation is to choose a soft block on LCS path and change its width or height accordingly. The cost function is the same as that of BDF algorithm. Figure I 1 shows an example. Figure 11 (a) shows a BDF solution. Blocks B, D and E are on an LCS path. E is selected and its width is reduced. Figure I 1 
Experimental Results
Our algorithm was implemented in C + t and tested on workstations (2.4GHz) with 1G memory. The technique of simulated annealing is used to search for an optimal or near optimal BDF solution with a special annealing schedule where a very large number of temperatures are used but only a small number of moves are made within each temperature.
We tested on three sets of test files. The first set is derived from MCNC benchmarks for block placement. We added different numbers of buses to the benchmarks. Once we got a BDF solution, we also applied the soft block adjustment technique to further improve the solution quality. Furthermore, we also made some postprocessing to move buses apart from each other. The test results are Table 1 . As illustration, Figure 12 displays the final packing result of ami49-2 after soft block adjustment. The second test set jcadl and cad2) includes two test files which are derived from industry designs. To further test our approach, we created a set of bus grid test files. Each test file includes n2 (n = 4, ..., 7) blocks and Zn buses. AI1 blocks have the same block size (600 X 700) and each bus goes through n blocks. This kind of problems is quite hard and the position of one bus heavily affects the assignment Of other buses. Still our approach can find an optimal solution within a short time. Figure 13 illustrates an optimal solution to the test file grid7.
In this solution, not only the chip area is minimized, but also the total bus area i s minimized.
Conclusion
In this paper, we consider the bus-driven floorplanning (BDF) problem. We first derive necessary conditions for feasible buses. Then based on the analysis of the relationship between bus ordering and sequence pair representation, we develop an efficient evaluation algorithm which transforms a sequence pair representation to a BDF solution. Simulated annealing is adopted to search for an optimal or There are 49 blocks and 14 buses.
The buses are {0,1,2,3,4,5,6],
